

## CLAIMS

What is claimed is:

Sub  
A2

1                   1.     An encryption system for the transmission of  
2     information encoded in a format using logic level transitions to derive the  
3     system clock, the system comprising;  
4                   a frame generator having a first input to accept information  
5     to be transmitted, said frame generator organizing the information into  
6     frames including both the information and system overhead, said frame  
7     generator having an output to provide frames of information to be  
8     transmitted; and  
9                   a self-synchronous scrambling circuit having an input  
10    operatively connected to the output of said frame generator, said  
11    scrambling circuit scrambling the frame input in a first predetermined  
12    encryption pattern and providing an output of encrypted frames, whereby  
13    the information to be transmitted is scrambled after it is organized into  
14    frames.

1                   2.     The encryption system of claim 1 further comprising:  
2                   a data generator having an output operatively connected to  
3     the input of said frame generator to provide information to be  
4     transmitted.

1                   3.     The encryption system of claim 1 further comprising:  
2                   a self-synchronous de-scrambling circuit having a first input  
3     operatively connected to the output of said scrambling circuit, said de-

1 scrambling circuit decrypting the received encrypted frames  
2 in accordance with the first encryption pattern to provide received frames  
3 of information at an output.

1 4. The encryption system of claim 3 further comprising:  
2 a frame terminal having an input operatively connected to  
3 the output of said de-scrambling circuit, said frame terminal removing the  
4 overhead information associated with each frame to provide the  
5 transmitted information, whereby the transmitted information is  
6 recovered.

1 5. The encryption system of claim 4 further comprising:  
2 an information terminal having a first input operatively  
3 connected to the output of said frame terminal to receive the transmitted  
4 information.

1 6. The encryption system of claim 4 in which said frame  
2 generator divides each frame into time multiplexed sections including a  
3 first frame period when information is included in the frame, and a second  
4 frame period when overhead is included in the frame, said frame  
5 generator having a second output to provide timing information regarding  
6 the occurrence of the first and second frame periods, and in which said  
7 scrambler having a second input operatively connected to second output of  
8 said frame generator, said scrambler selectively scrambling frame sections  
9 in response to the received frame period timing information, whereby  
10 frame sections are selectively encrypted for transmission.

1           7.     The encryption system of claim 6 in which said  
2     scrambler encrypts only the information section of each frame in response  
3     to timing signals received from the second output of said frame generator,  
4     whereby the overhead data is not scrambled.

1           8.     The encryption system of claim 6 in which said  
2     scrambler encrypts the information section, and selectively encrypts the  
3     overhead section of each frame in a second predetermined encryption  
4     pattern, in response to timing signals received from the second output of  
5     said frame generator, whereby the overhead data is selectively scrambled  
6     to further the transmission encryption process.

1           9.     The encryption system of claim 6 in which said frame  
2     terminal divides each received frame into time multiplexed sections  
3     including a first frame period when information is included in the frame  
4     and a second frame period when overhead is included in the frame, said  
5     frame terminal having a second output to provide timing information  
6     regarding the occurrence of the first and second frame periods, and in  
7     which said de-scrambler has a second input operatively connected to  
8     second output of the frame terminal, said de-scrambler selectively de-  
9     scrambling frame sections in response to the received frame period timing  
10    information, whereby frame sections are selectively decrypted.

1           10.    The encryption system of claim 9 in which said de-  
2     scrambler encrypts only the information section of each frame in response

3 to timing signals received from the second output of said frame terminal,  
4 whereby the overhead data is not de-scrambled.

1 11. The encryption system of claim 9 in which said de-  
2 scrambler decrypts the information section, and selectively decrypts the  
3 overhead section of each frame in the second predetermined decryption  
4 pattern, in response to timing signals received from the second output of  
5 said frame terminal, whereby the overhead data is selectively de-  
6 scrambled to further the transmission encryption process.

1 12. The encryption system of claim 9 in which said frame  
2 generator accepts packets of HDLC information, in which said frame  
3 generator organizes the information and overhead in frames according to  
4 SONET protocols, in which said frame terminal accepts information  
5 organized into frames according to SONET protocols, and in which said  
6 frame terminal supplies packets of HDLC information.

1 13. In a communication format using logic level  
2 transitions to derive the system clock, a method for encrypting  
3 transmissions comprising the steps of:  
4 a) accepting information to be transmitted;  
5 b) organizing the information into frames including time  
6 multiplexed sections of information and sections of overhead;  
7 c) self-synchronously scrambling the frames in a first  
8 predetermined encryption pattern; and

9 d) transmitting the scrambled frames, whereby the  
10 information and overhead data are both encrypted for added security.

1 14. The method of claim 13 further comprising the steps,  
2 following Step d), of:

3 e) receiving the scrambled frames;

4 f) self-synchronously de-scrambling the frames in  
5 accordance with the first encryption pattern; and

6 g) recovering the information from the frames.

1 15. The method of claim 14 in which Step b) includes  
2 generating timing data to signal the occurrence of the information and  
3 overhead sections of the frames, and in which Step c) includes scrambling  
4 the frames in response the timing data signals of Step b).

1 16. The method of claim 15 in which Step g) includes  
2 generating timing data to signal the occurrence of the information and  
3 overhead sections of the received frames, and in which Step f) includes de-  
4 scrambling the received frames in response the timing data signals of Step  
5 g).

1 17. The method as in claim 16 in which Step c) selectively  
2 scrambling overhead sections of the frames in a second predetermined  
3 encryption pattern, and in which Step f) includes selectively de-  
4 scrambling overhead sections of the received frame in accordance with the

5 second encryption pattern, whereby the selective scrambling of overhead  
6 furthers the encryption process.

1 18. The method as in claim 15 in which Step c) includes  
2 scrambling only the information section of each frame.

1 19. In digital data transmission of a type that uses logic  
2 level transitions for clock recovery, a sabotage prevention system  
3 comprising:  
4 a means for generating information;  
5 a means for assembling the information into frames that  
6 include both the information and system overhead for transmission; and  
7 a means for self-synchronously and continuously scrambling  
8 the frames from said assembly means, subsequent to the assembly of the  
9 frames, whereby information and overhead are encrypted for  
10 transmission.

1 20. The system as in claim 19 in which said self-  
2 synchronous scrambling means includes control inputs with timing data  
3 that are synchronous to at least one overhead bit in the frame to disable  
4 said scrambling means, whereby the scrambling operation becomes  
5 modifiable.